IN THE SPECIFICATION

2 Please replace paragraph number 0016 with the following:

3 Although components can be arranged along a column or row of the array of plated

4 vias, the tight spacing in an array in a typical PWB limits the component to being placed

⁵ diagonally as shown. A component 43 representing, for example, a 0402 size (i.e.,

6 0.04" length_x _0.02" width_x_0.02" height) chip capacitor, shown in the bottom right of

Figure 3, is oriented diagonally in a space 42, that is, between the keyhole shaped

solder masks 7 and 9. This orientation keeps the conductive trace to a minimal length

which minimizes trace inductance causing performance degradation such as group

delay, self-resonance with capacitive components or frequency roll off.

11

10

8

9

12

13 14

15

16

17

18 19

20

21 22

23

24

25

26

27

28

29

30